

17062083 Announcing Si8920 Revision B with Datasheet Revision 1.0

PCN Issue Date: 6/20/2017 Effective Date: 9/25/2017

PCN Type: Datasheet; Product Revision

Description of Change

Silicon Labs is pleased to announce an enhancement to the robustness of the OTP (One-Time Programming) circuit utilized in this product. In addition, calibration registers at production test have been changed to address a possibly larger than expected gain error issue. Datasheet revision 1.0 has been released with significantly improved non-linearity and offset specifications as well as increased IVDDB due to the calibration register change.

Reason for Change

The physical layout of the Si8920 OTP circuit was changed to improve robustness and calibration registers at production test were changed to address a possibly larger than expected gain error issue.

Impact on Form, Fit, Function, Quality, Reliability

There is no impact on form, fit, or function with revision B product. The change in calibration results in improved linearity and offset specifications and an increase in IVDDB current which is reflected in the 1.0 revision datasheet. All quality and reliability checks have been done and show no impact with these changes other than the specifications listed.

Product Identification

Existing Part # Si8920AC-IP

Si8920AC-IPR Si8920BC-IP

Si8920BC-IPR

Si8920AD-IS

Si8920AD-ISR Si8920BD-IS

Si8920BD-ISR

Last Date of Unchanged Product: 9/25/2017

Qualification Samples

Samples available upon request.

Specific conditions of acceptance of this change will be considered on a case by case basis if written notice is submitted within 30 days of this notice. To request further data or inquire about this notification, please contact your local Silicon Labs sales representative. A list of Silicon Labs sales representatives is available at http://www.silabs.com.

In some cases rejection of a change notice may impact Silicon Labs product pricing, delivery, quality, or reliability.

Customer Early Acceptance Sign Off

Customers may	approve early PC	N acceptance b	by completing t	the information	below:
Early Acceptar	ice:				

Date:	 	
Name:	 	
Company:		

Email your early Acceptance approval to: PCNEarlyAcceptance@silabs.com

User Registration

Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, "how-to" and design documents, product change notices (PCN) and other valuable content available only to registered users. http://www.silabs.com/profile

Qualification Data

See Qualification Report in Appendix below.

Si892x AEC-Q100 Qualification Report

W7101F1 - Product Qualification Report Record Rev. I

SILICON LABS The information contained in this document is PROPRIETARY to Silicon Laboratories, inc. and shall not be reproduced or used in SILICON LABS part or whole without Silicon Laboratories' written consent. The document is uncontrolled if printed or electronically saved.

Part Rev A, Vang	juard Fabrication, U1	L Assembly					
Test Name	Test Condition	Qualification	Start	Fail/Pass or End	Notes	Summary	Status
	lerated Environment Stres		DIP		110123	- Canada y	
HAST	JA110		Q033698	0/80	1, 2		
	130°C, 85%RH	3 lots, N=>77	Q033744	0/80	1, 2	3 lots	Pass
	Vcc=5.5V, 98 hours		Q033746	0/80	1, 2	0/240	
Temp Cycle	JA104		Q033120	0/80	1, 2		
	Cond C: -65°C to 150°C	3 lots, N=>77	Q033743	0/80	1, 2	3 lots	Pass
	500 cycles		Q033747	0/80	1, 2	0/240	
HTSL	JA103		Q034332	0/80	1, 2		
	175°C, 500hr	1 lot, N=>45	Q034327	0/80	1, 2	3 lots	Pass
			Q034326	0/80	1, 2	0/240	
Test Group B – Acce	lerated Lifetime Simulation	Tests					
HTOL	JA108		Q040252	0/100			
	T _J ≥ 125°C, Dynamic	3 lots, N=>77	Q040423	0/80		3 lots	Pass
	Vcc=5.5V, 1000 hours		Q037715	0/80	3	0/260	
LTOL	JA108						
	-10°C, Dynamic	1 lot, N=>77	Q027145	0/80		1 lots	Pass
	Vcc=5.5V, 1000 hours					0/80	
ELFR	AEC-Q100-008		Q040641	0/807			
	T _J ≥ 125°C, Dynamic	3 lots, N=>800	Q041004	0/808		3 lots	Pass
	Vcc=5.5V, 48 hours		Q040698	0/808		0/2423	
Test Group C – Pack	age Assembly Integrity Te	sts					
Wire Bond Shear	AEC-Q100-001		587534.1	0/5	2		
		5 units, N=>30	588405.1	0/5	2	2 lots	Pass
			Q0xxxxx	f/p		0/10	
Wire Bond Pull	M-STD-883		587534.1	0/5	2		
	Performed post-TC	5 units, N=>30	588405.1	0/5	2	2 lots	Pass
			Q0xxxxx	f/p		0/10	
Physical Dimensions	JB100		587534.1	0/30	2		
		3 lots, N=>10	588405.1	0/30	2	2 lots	Pass
			Q0xxxxx	f/p		0/60	
Solderability	JB102		587534.1	0/10	2		
		1 lot, N=>15	588405.1	0/10	2	2 lots	Pass
			Q0xxxxx	f/p		0/20	
Test Group E – Elect	rical Verification						
ESD-HBM	AEC-Q100-002						
		1 lot, N=>3	Q040415			5 kV	Class H3A
ESD-CDM	AEC-Q100-011						
		1 lot, N=>3	Q040416			2500 V	Class C6

Approved by: Noel R. Arguello

1 of 2

Prepared on: 25-Jun-17

Si892x AEC-Q100 Qualification Report

W7101F1 - Product Qualification Report Record Rev. I

SILICON LABS The Information contained in this document is PROPRIETARY to Silicon Laboratories, Inc. and shall not be reproduced or used in SILICON LABS part or whole without Silicon Laboratories' written consent. The document is uncontrolled if printed or electronically saved.

Part Rev A, V	anguard Fabrication, l	JTL Assembly	except as	s noted			
Test Name	Test Condition	Qualification	Lot ID or Start	Fail/Pass or End	Notes	Summary	Status
Latch Up	AEC-Q100-004						
	±200mA Overvoltage = 36V	1 lot, N=>6	Q040417	125 °C			Pass

Notes:


- 1. Parts are Pre-conditioned at MSL3/260°C
- 2. Leverage package family qualification data
- 3. Leverage die family qualification data

This report applies to the following part numbers:					
Si8920AC-IP Si8920AD-ISR	Si8920AC-IPR Si8920BD-IS	Si8920BC-IP Si8920BD-ISR	Si8920BC-IPR	Si8920AD-IS	

Approved by: Noel R. Arguello

2 of 2

Prepared on: 25-Jun-17



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701